Beltran Jr., A.A., Nones, K., Salanguit, R.L., Santos, J.B., Santos, J.M.R. and Dizon, K.J. 2021. Low Power NAND Gate–based Half and Full Adder / Subtractor Using CMOS Technique. Journal of Robotics and Control (JRC). 2, 4 (Jul. 2021), 252–257. DOI:https://doi.org/10.18196/jrc.2487.