Beltran Jr., A. A.; Nones, K.; Salanguit, R. L.; Santos, J. B.; Santos, J. M. R.; Dizon, K. J. Low Power NAND Gate–based Half and Full Adder / Subtractor Using CMOS Technique. J Robot Control (JRC) 2021, 2, 252-257.