A. A. Beltran Jr., K. Nones, R. L. Salanguit, J. B. Santos, J. M. R. Santos, and K. J. Dizon, “Low Power NAND Gate–based Half and Full Adder / Subtractor Using CMOS Technique”, J Robot Control (JRC), vol. 2, no. 4, pp. 252–257, Jul. 2021.