Beltran Jr., A. A., K. Nones, R. L. Salanguit, J. B. Santos, J. M. R. Santos, and K. J. Dizon. “Low Power NAND Gate–based Half and Full Adder / Subtractor Using CMOS Technique”. Journal of Robotics and Control (JRC), vol. 2, no. 4, July 2021, pp. 252-7, doi:10.18196/jrc.2487.