Beltran Jr. AA, Nones K, Salanguit RL, Santos JB, Santos JMR, Dizon KJ. Low Power NAND Gate–based Half and Full Adder / Subtractor Using CMOS Technique. J Robot Control (JRC) [Internet]. 2021Jul.1 [cited 2025Sep.18];2(4):252-7. Available from: https://journal.umy.ac.id/index.php/jrc/article/view/8832