Enhancing Multilevel Inverter Performance: A Novel Dung Beetle Optimizer-based Selective Harmonic Elimination Approach

Taha A. Taha, Muthanna Ibrahim Neamah, Saadaldeen Rashid Ahmed, Faris Hassan Taha, Yasin Bektaş, Hazry Desa, Khalil Farhan Yassin, Marwa Ibrahim, Abdulghafor Mohammed Hashim

Abstract


This paper introduces a novel approach for enhancing the performance of multilevel inverters by applying a dung beetle optimizer (DBO)-based Selective Harmonic Elimination (SHE) technique. Focusing on a 3-phase multilevel inverter (MLI) with a non-H-bridge structure, the proposed method offers advantages such as cost-effective hardware implementation and eliminating the traditional H-bridge inverter requirement. To assess its efficacy, we compare the presented DBO-based SHE technique (DBOSHE) with Genetic Algorithm (GA) and Particle Swarm Optimization (PSO), evaluating their ability to determine optimal switching angles for achieving low-distorted load voltage. Unlike methods reliant on time-consuming calculations or fixed solutions, DBO provides a flexible approach, considering multiple possibilities to yield accurate switching angles. Using Simulink, harmonic component values and Total Harmonic Distortion (THD) are obtained for each optimization technique, specifically emphasizing on 9-level and 11-level MLI topologies. Our study aims to identify the most effective optimization technique for achieving lower THD and THDe values while eliminating odd-order harmonics from the 3-phase load voltage. Finally, we demonstrate the effectiveness of employing DBO for THD and THDe optimization within the SHE technique.

Keywords


Multilevel Inverter; Selective Harmonic Elimination; Dung Beetle Optimizer; Total Harmonic Distortion; Non-H-Bridge Topology.

Full Text:

PDF

References


Santoso, D., Pratomo, L. H. The voltage control in single-phase five-level inverter for a stand-alone power supply application. Journal of Robotics and Control (JRC) 2021; 2, 421-428. Doi; 10.18196/jrc.25117

Karaca, H., Bektaş, E. Selective harmonic elimination using genetic algorithm for multilevel inverter with reduced number of switches. Engineering Letters 2016; 24: 138-143.

R. H. Baker and L. H. Bannister, Electric Power Converter, US Patent, 3867643, Feb. 1975.

R. H. Baker, Bridge Converter Circuits, US Patent, 4270163, May. 1981.

Rodrigues, J., Lai, J. S., Peng, F. Z. Multilevel inverters: survey of topologies, controls, and applications. IEEE Trans on Industrial Applications 2002; 49: 724-738. Doi; 10.1109/TIE.2002.801052

Madani, H., Hesar, H. M., Liang, X. Selective harmonic elimination in cascade H-Bridge multilevel inverter voltage source inverters using a hybrid optimization algorithm. In: Proceedings of 2022 IEEE Electrical Power and Energy Conference (EPEC); 2022: Victoria, BC, Canada, pp. 13-17.

Babaei, E., Hosseini, S. H. New cascaded multilevel inverter topology with minimum number of switches. Energy Conversion and Management 2009; 50, 11: 2761-2767. Doi; 10.1016/j.enconman.2009.06.032

Çamur, S., Arifoğlu, B., Beşer, E., Beşer, E. K. A novel topology for single-phase five-level inverter. In: Proceedings of 5th International Conference of Electric Power; 2015: pp. 314-319.

Park, J. S., Kang, F. S., Lee, M. H., Kim, C. U. A new single-phase five-level inverter employing a deadbeat control scheme. IEEE Trans on Power Electronics 2003; 18: 831-843. Doi; 10.1109/TPEL.2003.810837

Ceglia, G., Guzmán, V. Sánches, F., Ibáñez, F., Walter, J., Giménez, M. A new simplified multilevel inverter topology for DC-AC conversion. IEEE Trans on Power Electronics 2006; 21: 1311-1319. Doi; 10.1109/TPEL.2006.880303

Choi, J. S., Kang, F. S. Seven level PWM inverter employing series-connected capacitors parallel to single DC voltage source. IEEE Trans on Industrial Electronics 2015; 62: 3448-3459. Doi; 10.1109/TIE.2014.2370948

Choi, W. K., Kang, F. S. H-bridge based multilevel inverter using PWM switching function. In: Proceedings of 31th Telecommunications Energy Conference; 2009: pp. 1-5.

Banaei, M. R., Salary, E. New multilevel inverter with reduction of switches and gate driver. In: Proceedings of 18th Iranian Conference on Electrical Engineering; 2010.

Karaca, H. A novel topology for multilevel inverter with reduced number of switches. In: Proceedings of WCECS 2013: pp. 350-354.

Farakhor, A., Ahrabi, R. Ardi, H., Ravadanegh, S. N. Symmetric and asymmetric transformer based cascaded multilevel inverter with minimum number of components. IET Power Electronics 2015; 8: 1052-1060. Doi; 10.1049/iet-pel.2014.0378

Babaei, E., Laali, S. Optimum structures of proposed new cascaded multilevel inverter with reduced number of components. IEEE Trans on Power Electronics 2015; 62: 6887-6895. Doi; 10.1109/TIE.2015.2437330

Gupta, K., Ranjan, A., Bhatnagar, P., Sahu, L. K., Jain, S. Multilevel inverter topologies with reduced device count: a review. IEEE Trans on Power Electronics 2016; 31: 135-150. Doi; 10.1109/TPEL.2015.2405012

Oskuee, M. R. J., Karimi, M., Ravadanegh, S. N., Gharehpetian, G. B. An innovative scheme of symmetric multilevel voltage source inverter with lower number of circuit devices. IEEE Trans on Industrial Electronics 2015; 62: 6965-6973. Doi; 10.1109/TIE.2015.2438059

Babaei, E., Laali, S., Bayat, Z. A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches. IEEE Trans on Industrial Electronics 2015; 62: 922-929. Doi; 10.1109/TIE.2014.2336601

Gupta, A. K., Khambadkone, A. M. A space vector PWM scheme for multilevel inverters based on two-level space vector PWM. IEEE Trans on Industrial Electronics 2006; 53: 1631-1639. Doi; 10.1109/TIE.2006.881989

Wells, J. R., Geng, X., Chapman, P. L., Krein, P. L., Nee, B. M. Modulation-based harmonic elimination. IEEE Trans on Power Electronics 2007; 22: 336-340. Doi; 10.1109/TPEL.2006.888910

Yang, K., Zhang, Q., Yuan, R., Yu, W., Yuan, J., Wang, J. Selective harmonic elimination with groebner bases and symmetric polynominals. IEEE Trans on Power Electronics 2016; 31: 2742-2752. Doi; 10.1109/TPEL.2015.2447555

Chiasson, J. N., Tolbert, L. M., McKenzie, K. Z., Du, Z. A unified approach to solving the harmonic equations in multilevel inverters. IEEE Trans on Power Electronics 2004; 19: 478-790. Doi; 10.1109/TPEL.2003.823198

Debnanth, S., Ray, R. N. Harmonic elimination in multilevel inverter using GA and PSO; a comparison. In: Proceedings of 2012 IEEE Students’ Conference on Electrical, Electronics and Computer Science; 2012. Doi; 10.1109/SCEECS.2012.6184789

Etesami, M. H., Farokhnia, N., Fathi, S. H. Colonial competitive algorithm development toward harmonic minimization in multilevel inverters. IEEE Trans on Industrial Informatics 2015; 11: 459-466. Doi; 10.1109/TII.2015.2402615

Bouhali, O., Bouaziz, F., Rizoug, N., Talha, A. Solving harmonics elimination equations in multi-level inverters by using neural networks. International Journal of Information and Engineering 2013; 3: 191-195. Doi; 10.7763/IJIEE.2013.V3.296

Xue, J., Shen, B. Dung beetle optimizer:a new meta-heuristic algorithm for global optimization. The Journal of Supercomputing 2023; 79: 7305-7336. Doi; 10.1007/s11227-022-04959-6

Zhu, X., Ni, C., Chen, G, Guo, J. Optimization of tungsten heavy alloy cutting parameters based on RSM and reinforcement dung beetle algorithm. MDPI Sensors 2023; 23: 5616-5629. Doi; 10.3390/s23125616

Bektaş, E., Bayındır, K. Ç., Karaca, H. A new bridgeless multilevel inverter reduced number of power switches structure with reduced number of power switches. In: Proceedings of ELECO 2017 10th International Conference on Electrical and Electronics Engineering; 30 November- 02 December 2017: Bursa, 300-304.

Memon, M. A., Siddique, M. D., Mekhilef, S., Mubin, M. Asynchorus particle swarm optimization-genetic algorithm (APSO-GA) based selective harmonic elimination in cascaded H-Bridge multilevel inverter. IEEE Transactions on Industrial Electronics 2022; 69, no. 2, 1477-1487. Doi; 10.1109/TIE.2021.3060645

Ibrahim, A. E., Nor, N. M., Nawi, I. B. M., Ramlie, M. F., Mohdhasan, K. N. Genetic algorithm to improve power output of photovoltaic system under partial shaded condition. International Journal of Power Electronics and Drive System (IJPEDS) 2019; 10, 2182-2189. Doi; 10.11591/ijpeds.v10.i4.pp2182-2189

Sadoughi, M., Pourdadashnia, A., Kangarlu, M. F., Galvani, S. PSO-optimized SHE-PWM technique in a cascaded H-Bridge multilevel inverter for variable output voltage applications. IEEE Transactions on Power Electronics 2022; 37, no. 7, 8065-8075. Doi; 10.1109/TPEL.2022.3146825

Juma'a, H., & Atyia, T. (2023). Design and Implementation of multi-level inverter for PV system with various DC Sources. NTU Journal of Renewable Energy, 5(1), 24-33.

Ali, Z., Abdullah, Z. M., Naser, B. A., Daoud, R. W., & Ahmed, A. H. (2021). Design of a Single-Phase Inverter for Solar Energy Conversion System. NTU Journal of Renewable Energy, 1(1), 38-42.

Albajari, E. H. I., & Aslan, S. R. (2023). Exploring the Synergy of Integration: Assessing the Performance of Hydraulic Storage and Solar Power Integration in Kirkuk city. NTU Journal of Renewable Energy, 5(1), 1-7.




DOI: https://doi.org/10.18196/jrc.v5i4.21722

Refbacks



Copyright (c) 2024 Taha A. Taha, Muthanna Ibrahim Neamah, Saadaldeen Rashid Ahmed, Faris Hassan Taha, Yasin Bektaş, Hazry Desa, Khalil Farhan Yassin, Marwa Ibrahim, Abdulghafor Mohammed Hashim

Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

 

Journal of Robotics and Control (JRC)

P-ISSN: 2715-5056 || E-ISSN: 2715-5072
Organized by Peneliti Teknologi Teknik Indonesia
Published by Universitas Muhammadiyah Yogyakarta in collaboration with Peneliti Teknologi Teknik Indonesia, Indonesia and the Department of Electrical Engineering
Website: http://journal.umy.ac.id/index.php/jrc
Email: jrcofumy@gmail.com

Kuliah Teknik Elektro Terbaik